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Abstract—Several methods are presented for highly efficient
calculation of substrate noise transport in integrated circuits.
A three-dimensional Green’s function-based boundary element
method, accelerated through use of the fast Fourier transform,
allows the computation of sensitivities with respect to all substrate
parameters at a considerably higher speed than any methods
reported in the literature. Substrate sensitivities are used in a
number of physical optimization tools, such as placement and
trend analysis. The aim is a fast and accurate estimation of the im-
pact of technology migration and/or layout redesign on substrate
noise and, ultimately, on the circuit’s overall performance. The
suitability of the approach is shown through industrial-strength
mixed-mode integrated circuits fabricated on a standard CMOS
process.
Index Terms—Boundary element methods, convergence of nu-
merical methods, discrete Fourier transients, integrated circuit
noise, noise, noise generators, noise measurement, numerical
analysis, numerical stability, optimization methods, phase noise,
sensitivity, semiconductor device noise, switching circuits, switch-
ing transients.
I. INTRODUCTION
INCREASED chip size, device density, and feature minia-turization, as well as overall higher frequencies of opera-
tion, have made the problem of substrate noise critical in the
design of integrated circuits.
Accurately characterizing substrate noise is problematic for
various reasons. The noise results from superposition of a
large number of local and remote sources, each attenuated
and delayed in a unique way. Modeling signal attenuation
and delay individually may be extremely time-consuming and
would require accurate ad hoc characterization of all the
sources, which is in itself a hard problem [1]. The interaction
of substrate noise with sensitive devices is often difficult to
evaluate due to the complexity of the effects of noise on per-
formance, especially with erratic noise waveforms. Moreover,
reduced distances between high-swing high-frequency noise
sources and sensitive circuitry exacerbates the problem, thus
making the design task even more challenging.
To combat the effects of substrate noise, heavily over-
designed structures are generally adopted, thus seriously limit-
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ing the advantages of innovative technologies. For this reason,
recently a serious effort has been made to model substrate
noise sources and transport mechanisms, thus allowing de-
signers to detect potential problems before fabrication. Spe-
cific guidelines have also been drafted for more aggressive,
substrate-aware design practices.
At a macroscopic level, substrate noise is characterized
by intrinsic and switching noise. Intrinsic noise is a back-
ground spurious signal originated in active and passive devices
through various physical phenomena, namely thermal, shot,
and flicker noise. Switching noise originates mostly in digital
blocks where frequent state transitions, occurring in gates
across the chip, result in current pulses absorbed from and
transmitted to supply/ground lines through direct feedthrough
and load charge/discharge. Such pulsing currents are partially
injected into the substrate through impact ionization and
capacitive coupling.
Generally, switching noise is by far the most destructive
of all substrate noise types. It can be broadcasted over great
distances, acting on all transistors by modulating threshold
voltage and gain, and directly coupling with signal voltages,
thus increasing the average delay of digital blocks. Switching
noise has an especially detrimental effect on analog and mixed-
signal circuits. In these circuits the presence of sensitive
structures and large noise injectors on the same chip makes
it imperative for the designer to accurately and efficiently
estimate the strength of substrate noise at various locations.
Evidently, CAD tools able to provide accurate injection and
substrate transmission models are key to successful design
flows. Furthermore, efficient substrate analysis, coupled with
layout optimization, provides higher guarantees to reduce the
design cycle, while ensuring satisfaction of tighter perfor-
mance specifications.
Anisotropic substrates were first studied by Fukahori [2],
who discretized the space into a resistive/capacitive mesh.
DC/steady-state analysis was carried out by direct solution of
the system of simultaneous thermal and electrical equations.
Transient analysis was performed by using variable time-step
trapezoidal integration techniques. In the dc analysis, direct LU
factorization was later replaced with the incomplete Choleski
conjugate gradient iterative method (ICCG). Transient analysis
on the contrary was accelerated with frequency domain solu-
tions such as asymptotic waveform evaluation (AWE) [3], [4].
Recently, attempts to introduce the effects of substrate
in the design of medium-sized IC’s have been made us-
ing numerical finite-difference methods (FDM’s). These tech-
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niques are versatile and general in nature, since they can
handle lateral and vertical resistivity variations and arbitrary
substrate geometries. However, to obtain accurate substrate
characterization, a fine mesh is required, thus making storage
and computational efforts often prohibitive. To overcome the
formidable computational complexity of the problem, sparse
nonuniform grids are often used. The grid size is made fine in
areas close to substrate contacts and coarse in distant regions
[5], [6]. The use of nonuniform or coarse grids, however,
involves speed-accuracy tradeoffs, which are often difficult
to evaluate a priori. Boundary element methods (BEM’s)
can also be used for parasitic and substrate extraction. In
[7]–[9], the use of the Green’s Function was proposed for
a finite uniform medium and later for a multilayer substrate,
with zero normal electric field boundary conditions, exploiting
the technique of the separation of variables. Image-charge-
based concepts have been used, in order to avoid the series
computation involved in the method.
Traditionally, the analysis of substrate noise has been per-
formed after the completion of physical design as a verification
step. Experience has shown the extreme time complexity
required to accurately model substrate and to estimate perfor-
mance degradations due to switching noise. In many design
problems, however, a dynamic substrate noise analysis would
be preferable, since it could drive the design toward solutions
more resilient to substrate noise. Recently, this problem was
addressed by a number of authors who proposed heuristics to
speed up substrate analysis during physical assembly phases,
e.g., [6] and [10]. The approaches have in common the use
of an FDM for the evaluation of the electric field on a
coarse grid spanning the workspace, combined with AWE for
an efficient solution of the resulting system of simultaneous
algebraic equations. A potential problem with this approach
is a strict requirement of alignment between grid and layout
objects. Thus, unless specific tessellation [11] or analytical
approximations [12], [13] are used, iterative algorithms based
on progressive and often minimal modifications may not fully
take advantage of the algorithms.
In this paper we propose a set of fast semi-analytical
techniques for substrate analysis, which have been further
accelerated for use within optimization loops. The algorithm
at the heart of the substrate analysis package SUBRES, is
a Green’s Function-based BEM for multilayered substrates
accelerated using the discrete cosine transform (DCT), which
is efficiently computed via the fast Fourier transform (FFT).
SUBRES generates a network accurately modeling contact-to-
contact resistances in arbitrarily-shaped doping regions. The
method can be further accelerated if accuracy can be traded off
for circuit complexity. We show how upperbounds to accuracy
degradation can be computed exactly.
Sensitivities of all the network components with respect
to a number of technology parameters are computed using
analytical manipulations of the Green’s Function expressions
and coded directly in the FFT, thus allowing fast evaluations
on demand. Computing sensitivities of substrate coupling is
useful for a number of reasons. First, it allows the evaluation
of the impact of slight imperfections in the fabrication process
on the circuit’s performance and, ultimately, its yield. Second,
it can be used as a quality factor for the selection of the best
cost-effective technology on the basis of a class of circuits
one wants to fabricate with given specifications. Furthermore,
one can characterize the trend of circuit performance when
engineering changes are performed on substrate geometry,
technology parameters, or design. Third, the technique can
be used during optimization to help the decision process pro-
viding guidance to the best possible improvement. Hence, the
effects of technology migration/scaling can be carried out effi-
ciently for a given chip without the need of performing a large
number of complete substrate extractions. Fourth, sensitivities
can be used to build performance models accounting for
discrete parasitics as well as substrate effects. We show how
these models can be efficiently built and used in demanding
optimization algorithms at little computational cost.
The paper is organized as follows. In Section II substrate
evaluation techniques based on a DCT accelerated BEM are
described. Section III outlines the techniques used for sensi-
tivity analysis and sensitivity-based optimization. A number of
design optimization problems are presented in Section IV. In
Section V the suitability of the approach is illustrated with a
medium-sized mixed-signal IC designed using substrate-aware
optimization and fabricated on a standard CMOS process.
II. MODELING SUBSTRATE TRANSPORT
A. Problem Formulation and Solutions
In general, silicon substrates are composed by one or more
lightly doped epitaxial layers and a highly doped “core.”
Hence, differently conductive areas are present in the vertical
section of the chip, while lateral resistivity variations are
due to device and well implants as well as other integrated
components. The latter are junctions with the substrate, and, in
many cases, they may be considered equipotential. There are,
however, situations in which this assumption is not adequate;
in these cases it is advisable to partition such structures into
separate contacts. Calculating resistances between any contact
locations on the substrate requires the computation of electric
potential at any location in the bulk. From
Maxwell’s equations one can show that
(1)
holds, where and are, respectively, the local dielectric
permittivity and resistivity of the substrate. In the electrostatic
case, (1) reduces to the Laplace equation
(2)
with either Dirichlet or Neumann1 boundary conditions or a
combination of the two on the surfaces. Equation (2) can be
solved using Green’s Function-based BEM’s [14].
Let be the potential at point resulting
from a localized charge density , and the poten-
tial at due to a point charge placed at a point . Then,
1Dirichlet conditions impose a given potential, Neumann conditions a given
electric field.
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Fig. 1. Substrate boundaries and contact resistance modeling.
can be expressed as
(3)
where symbolizes the derivative with respect to , the
unit outward normal vector to surface enclosing volume .
is called Green’s Function. If the Green’s Function is
known, (3) allows one to determine the potential at any point
in the volume due to a known arbitrarily distributed charge
density. Image-based techniques and the method of separation-
of-variables (SOV) are two different approaches for evaluating
the Green’s Function. The methods are described in detail in
[15, Ch. 3].
In the electrostatic case, the problem of computing the
resistance between a substrate contact and all the others can
be translated into that of computing the charge at the contact
when set at a potential of 1 V, while the other contacts and the
backplane are grounded. The reason for this is the following.
Capacitance between contacts and is defined as the
ratio of the charge on contact to the potential of contact ,
or . By Stokes Theorem
(4)
where is the unit outward normal vector to the surface
which encompasses the contact. is the electric field in the
medium. Similarly, the resistance between contacts is defined
as
(5)
where is the medium conductivity. Note that in both the
resistive and the capacitive cases the potential satisfies the
Laplace equation, thus the problems can be interchanged
freely.
At frequencies up to 4–5 GHz, substrate susceptance is
typically much smaller than the conductance, hence it may be
ignored and all substrate impedances may be considered real.
Consider the problem of computing the resistance between
contacts and , and toward ground in Fig. 1. This represents
a mixed-boundary problem, since zero potential in the chip’s
backplane is assumed (Dirichlet condition) and vanishing
normal electric field on the other faces (Neumann condition).
Under these conditions, (3) simplifies to
(6)
where is the chip’s volume region and the Green’s
Function. The potential of a contact is computed as the
Fig. 2. Multilayer doping profiles.
result of averaging all internal contact partitions. Hence, using
(6), the potential of contact can be derived as
and being the volumes of con-
tacts and and the charge distribution on . If a uniform
charge distribution is chosen over , we obtain
(7)
The solution to (6) for each contact pair yields the coefficient of
potential matrix . The relation between matrix and vector
, the average potential at each contact, and , the charge
associated with all contacts, is described as
and (8)
where is called coefficient of induction matrix.
For a contact , the capacitance to ground and all mutual
capacitances are characterized as
(9)
where is the size of matrix [15]. Using (4) and (5)
in combination with relations (9), all mutual and ground
resistances can be easily derived.
B. Computing the Green’s Function in Multilayered Substrates
The full derivation of the Green’s Function for multilayered
problems can be found in [15] and [16]. Here, we shall
outline the basic steps to justify the sensitivity analysis and
some optimization techniques proposed in this paper. Fig. 2
shows the multilayered structure for which a Green’s Function
must be computed. The figure shows for each layer its
conductivity and the permittivity associated with the
equivalent electrostatic problem. Consider the case in which
the point-charge at and the observation point
at are localized to a layer with dielectric
permittivity . The Green’s Function corresponds to an
infinite series of sinusoidal functions
(10)
where for for or
, but , and for all . Parameters
and are the dimensions of substrate in -, -, and -
direction (see Fig. 2). Formulae for terms and
can be found in [15] and [17].
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From (7), adapted for surface contacts, one can derive an
expression for the average potential at contact due to the
charge on contact . Consequently, the entry of matrix ,
computed as the ratio of and , becomes
(11)
where and are the surfaces of the contacts.
Replacing (10) into (11) and integrating, one obtains an
explicit formula for
(12)
with
Parameters and are the - and -coordinates of
node , and and those of node . Appropriately
rewriting the second term of (12), after proper scaling, as a
cosine series we obtain
(13)
which is a compact representation of a sum of 64 terms
forming all possible combinations of signs and indexes. By
replacing the ratios of contact coordinates and the substrate
dimensions with ratios of integers and summing over
finite limits and , term (11) becomes
(14)
a two-dimensional (2-D) DCT of . Hence, the compu-
tation of ultimately requires only a simple DCT [15],
[16]. Several techniques exist for efficient computation of the
DCT, e.g., FFT-based techniques only require a computation
complexity . Note that the value of is
solely dependent on the properties of the substrate in -
direction. Hence, for a given substrate structure, the DCT
needs be derived only once. Any modification in the relative
position of one or more nodes is captured completely by the
Fourier transform, thus only matrix needs be calculated
and inverted. However, due to the relatively small size of ,
typically 50–5000, this process does not require a significant
CPU time. Nonabrupt doping profiles can be analyzed at low
CPU cost by simply discretizing in -direction with a gradually
changing value of permittivity as shown in Fig. 3.
Fig. 3. Discretization of nonabrupt doping profiles.
C. Substrate Extraction Algorithm
The DCT of is computed for each location in a
Manhattan grid covering the whole substrate surface. To
generate matrix , it is necessary to compute the parameter
for all the pairs of partition elements composing each contact.
If no scheme is used for its reduction (see Section II-D), the
size of and is
where is the total number of contacts and the number
of partitions in contact .
Due to the dense nature of , the inversion is the most
time-consuming operation of the whole algorithm. Several
inversion techniques, both direct and iterative, have been
implemented by us and in [15]. Among the direct methods,
an LU decomposition-based algorithm of complexity
has been used for relatively small configurations of less than
approximately 1000 partitions. Larger circuits required the use
of various accuracy-driven simplification schemes.
After the computation of , the actual resistive or conductive
networks and are calculated. and are
matrices. Assuming appropriate scaling of , one can easily
show that a direct relation exists between and via mapping
with (15)
where . The indexes of the
nonzero entries of are associated with the contact. Due to the
structure of , (15) only involves summations. The
elements of matrix are computed simply using the relation
. For simplicity but without loss of generality, in
what follows we will assume that , i.e., every contact
is modeled in terms of one partition.
D. Schemes for Efficient Solution of Large Substrate Problems
Many authors who have dealt with the substrate problem
have also proposed methods for the reduction of its size to
improve the overall computation efficiency and to reduce the
mesh of extracted parasitics. A classical approach consists
of creating active extraction windows around each contact
encompassing all the structures which are not ignored in
the computation of the resistive network associated with the
contact. However, it is not clear how inaccuracies can be
bounded by a particular selection of window size and shape.
In [16] an alternative method was proposed. The aim of the
method is to make matrix sparse, with bounded accuracy
reduction. Consider the scenario depicted in Fig. 4. contacts
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Fig. 4. Direct and indirect current-flow paths.
are laid out on the substrate surface. Each contact is loaded
with impedance . Suppose that contact is grounded while
is at 1 V and that the ratio is sought. If
, then the direct path dominates in the computation of
, thus it cannot be ignored. On the contrary, when ,
for some , then a bound on the conductances associated
with can be derived for which the direct path can be ignored,
without violating predetermined accuracy constraints.
Let matrix be known. By (9) and (4) , i.e., the matrix
which relates the voltages of all contacts to the currents
flowing out of them, can be easily derived. Let be the
vector of the load admittances at each contact, for simplicity
assume that is purely resistive, i.e., .
Equation (16) represents the effects of loading on the circuit
(16)
and are the vectors of contact potentials and currents,
respectively. One can show that if condition
(17)
is met, component can be set to zero. Note that is
normalized to 1 V. For each component of set to zero, a
precise value can be computed for the lost accuracy of all
currents [15]. Hence the process can be applied until the
cumulative inaccuracies reach a predetermined value.
The procedure is most suited for an iterative solution
scheme. Fig. 5(a) shows the complete extraction scheme.
Consider each contact separately, call it subject. First, a par-
tition is defined around the subject containing all such
contacts which do not satisfy (17). Second, larger partitions
, containing the remaining contacts, are created with
geometrically increasing size.2 See Fig. 5(b).
Third, all contacts contained in each partition are
replaced by a single contact, or super-contact, placed in the
center of the partition and with an area equal to the sum of
the areas of all the original contacts. The location and area of
2The formula for the computation of the size is the following: dk+1 =
(dk), where  = 5 in our prototype. Since in these partitions all the contacts
satisfy (17), the growth criterion does not affect the accuracy in any way and
it was chosen so as to facilitate partition computations.
(a)
(b)
Fig. 5. (a) Simplified substrate extraction scheme. (b) Partitioning of sub-
strate.
the super-contact are
(18)
where and are the left/right - and -
coordinates of the partition boundary, respectively. Fourth, a
simplified equation is derived for the subject . The original
equation is replaced as follows:
(19)
where denotes the th row of matrix , is a vector of
size resulting from replacing the required number of
contacts by super-contacts. is the vector of the potentials on
the remaining contacts and super-contacts. Potential vector
is evaluated and the iteration proceeds to the next subject. The
algorithm terminates when every contact has been considered.
To obtain some bounds on the maximum attainable simpli-
fication rate, consider the following extreme cases: 1) every
contact satisfies (17); 2) no contact satisfies (17). In case 1),
, hence only super-contacts exist and the size of
matrix is reduced by one or the size of is decreased by
the number of partitions internal to the subject. In 2), matrix
is not simplified, and neither is , hence the complexity of the
problem remains that of inverting . However, this is gener-
ally not the case in real substrate problems, where complexity
reduction in schematics is typically a factor of ten [15].
III. SUBSTRATE-AWARE OPTIMIZATION
In this paper we often refer to low- and high-resistivity sub-
strate. The distinction is necessary for two reasons. First, these
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(a) (b)
Fig. 6. Typical IC substrates: (a) high-resistivity and (b) low-resistivity.
substrate types are used mainly in BiCMOS and CMOS appli-
cations, respectively. Second, switching noise transport mech-
anisms are substantially different in the two substrate types,
thus resulting in different design guidelines to obtain isolation.
Typical substrate implementations generally used in IC fabri-
cation are shown in Fig. 6. Injection of switching currents into
substrate follow similar mechanisms. For a full description of
injection and reception mechanism, see [15] and [17].
A. Sensitivity Analysis
The relation between circuit performance and technology,
via substrate-related parasitics, is obtained using the following
expression:
with (20)
where represents a contact pair, the substrate conduc-
tive coupling between and , and a technology parameter.
Hence, assuming exists,3 can be easily evaluated as a
linear function of technology parameters , provided that term
has been computed. Assume that the capacitive problem
has been solved and that the equivalent resistive network has
been computed from the coefficient of induction matrix .
Furthermore, let be scaled in such a way that the node-
to-node conductance and the ground conductance can
be computed directly using
(21)
Let us define as an matrix consisting of on the
diagonal and everywhere else. Let us call the sen-
sitivity of matrix with respect to technology parameter .
The components of the sensitivity matrix are terms
on the diagonal and everywhere else. The terms are
computed using
and (22)
Recall that is the size of matrix . In order to derive
, (8) is differentiated on both hand-sides and solved
with respect to . Using the fact that vanishes,
we obtain
(23)
3This term can be computed numerically in an efficient manner, during
circuit simulation.
Using the definition of
(24)
where is computed using (23). Now, only the deriva-
tive , i.e., , remains to be com-
puted. From (12), assuming zero-depth contacts and
or
(25)
where and
. Expressions for for all-depth con-
tacts have been derived in [15]. The calculation of the deriva-
tives can be found in the Appendix.
The first term of (25) can be easily calculated from the
formulae in the Appendix, while the second term can be
efficiently computed using the DCT by replacing with
in (14). The DCT can be computed for each location
in the grid and repeated for all parameters ,
where is the number of technology parameters considered.
Notice that this calculation need be performed only once for
a given substrate structure.
To generate matrices and , it is necessary
to compute sensitivities and for all pairs of
partition elements composing each contact. Every sensitivity
measure requires additional storage. As an example,
assume , i.e., ten technology parameters are
considered; moreover, assume that a grid of 1024 1024
points is used. Then the total storage needed by our approach
is 41.9 MByte, which is relatively low considering that a 1- m
resolution would be achieved on a 1 1 mm chip size.
B. Constraint Generation for Substrate Parasitic Effects
Constraint generation in a strict sense requires that parasitics
be entities associated with one or more physical structures
of the layout. In the case of switching noise, the physical
location and transmissions paths through the substrate may not
be known before floorplanning. For this reason, the constraint
generation process cannot take place before the layout is,
at least in part, generated, i.e., when constraints are mostly
needed. To address this issue we introduce the concept of
local noise generators. A local noise generator is defined as
a voltage or current source producing the equivalent of the
cumulative noise contributed to by the real noise generators
located in the substrate. The generator should simulate as
closely as possible the waveform felt at an arbitrary location,
including distortions, attenuations, and group delays which
transformed the original noise signal.
Consider sensing node (see Fig. 7). Let us call a
waveform felt at , where is the time and is a vector of all
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Fig. 7. The principle and modeling of local generators.
the parameters relevant to it. Let us define as a local noise
generator producing waveform . Due to the diverse nature
of its parameters, can be split into its basic components
. represents process-dependent
and layout-related parameters, is the temperature, and
the local substrate potential. One can also define vector
as the variation of from
nominal. Consider performance measure , its degradation
from nominal is given by the product of the th row of
sensitivity matrix and vector
(26)
where vector represents the
sensitivity of with respect to all the parameters of interest.
Suppose now that the exact waveform felt at is not available,
and only an estimate can be derived. Moreover, suppose that
a range can be set for such as .
Assuming that exists and has been computed, bounds on
all parameter variations can be calculated using,
for example, constrained optimization as shown in [18]. Hence,
the amount of noise at the sensing nodes can be constrained
a priori, without a precise knowledge of the structure of the
layout being built.
Let us now generalize the problem by considering a large
number of sensing nodes. From a theoretical standpoint, at
each receptor a different waveform could be felt. However,
since the size of the analog section of a mixed-signal circuit
is small compared to the distance to the noise sources, it is
assumed that all the substrate nodes are reached by an identical
waveform at different times. Suppose sensing nodes exist,
each of them connected to a local generator
, with , where is the propagation
delay between nodes. Due to the highly nonlinear dependence
of performance on phase, an additive linearization around a
nominal value could inaccurately model the parasitic effects
of substrate.
The problem can be effectively addressed by deriving a set
of worst-case sensitivities as described in [19]. Call the
array of all design parameters for which is not strongly
nonlinear and the corresponding sensitivity matrix. Hence,
the total linearized worst-case variation of , due to node ,
is derived as
(27)
Fig. 8. Evaluation of constraint violations.
Using the same formalism of (26) and considering all the
sensing nodes in the circuit, we can define the matrices
.
.
.
and ..
.
(28)
Thus, the degradation of performance is expressed as
(29)
Equation (29) models the contributions of all sensing nodes
onto performance . Bounds on the parameters associated
with each sensing node can be computed using
constrained optimization provided that conservative upper and
lower bounds on the realization of are also available for
each sensing node .
The use of worst-case sensitivity matrix has the
advantage of reducing the parameter space of . Moreover,
nonlinear behavior in a certain range of performance can be
accurately modeled.
Due to the mechanism of noise modeling obtained using lo-
cal generators, constraints on noise parameters can be derived
independently of a particular IC process. Hence, constraint
generation is required only once for a given circuit. During
physical assembly, process-dependent substrate extraction, in
combination with estimates of the sources of switching noise,
is used to enforce the bounds. Furthermore, the effect of
substrate noise can be evaluated locally, taking into consid-
eration neither the exact floorplan nor the actual position of
the noise sources. Once the substrate has been extracted, a
transfer function can be computed relating each noise
source to receptor . Assuming that approximations or
exact waveforms are known for each noise source, waveform
and the corresponding parameter can be easily
evaluated for each node . Thus a simple check can be per-
formed to verify that constraints and consequently
the original specifications have been met (see Fig. 8).
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Fig. 9. Sensitivity of resistive macro-model from transformation of a com-
ponenet and its contacts.
C. Substrate Transport Evaluation in Iterative Algorithms
Due to its “global” effects felt everywhere in the chip,
substrate noise cannot be translated into a compact analytical
model accounting for the entire substrate area. Hence, even
if a small incremental modification is performed on the chip,
the whole substrate analysis needs to be reevaluated. Unlike
traditional approaches based on FDM’s, SUBRES exploits the
locality of incremental changes avoiding the resolution of the
entire substrate at each optimization iteration. The techniques
proposed hereafter are designed for very fast estimation of
variations and trends within computationally expensive algo-
rithms.
The first technique exploits the fact that small adjustments
in the configuration of layout elements results in a small
change in the coefficient of potential matrix . Let be
the potential matrix associated with the new configuration.
Note that in , only row and column will differ from
. Let be the th row and the th column of ,
then . For simplicity, consider only
the modification due to . Using the Sherman–Morrison
formula, can be computed directly as
with (30)
where is the th column of . The computation of the entire
resistive network is dominated by the Sherman–Morrison
update, completed in time for each contact partition
being moved.
The second technique, known as Gradient Based Method, is
based on the concept of sensitivity to relocation. Suppose that
a contact or a collection of contacts is to be relocated on
the substrate surface from location to going through
intermediate locations (see Fig. 9). One can
easily show that
where is the coefficient of induction matrix associated
with location , and is the th
update of . The updates can be computed using the
Sherman–Morrison formula in time.
To further speed up the computation, one can exploit the
“gradient” information of resistive and conductive networks
and , contained in . Assume that a single contact
is relocated in direction by an amount . Let us
Fig. 10. Computation of update matrix c based on contact displacement
relative to template.
define the vector to be
where , and . The
components of matrix are defined as ,
those of as . Recall that, since ,
is defined as the mutual conductance between contact
partitions and for a given substrate configuration and that
is the ground conductance of . The minimum step size
in - and -direction corresponds to a unit of the grid of the
DCT. Hence, matrix can be approximated by first
computing differences and using
and (31)
Then, each component is calculated by replacing
term with in (4), (5), (8), and (9). Notice that term
is derived directly from matrix and using the
Sherman–Morrison formula. Moreover, the direct replacement
of in the equations is legitimated by the fact that all
manipulations are linear. The same method is used to derive
. The time complexity of the operation is since
the Sherman–Morrison formula needs to be repeated for all the
contacts or partitions involved in the move.
Let us assume that and have been com-
puted at the zeroth step of our incremental algorithm. Call
and these matrices. Assuming that the
moving partition, contact, or collection of contacts remains
close enough to its position at step 0, then the conductance
matrix at steps can be approximated as
(32)
where is the vector representing the move
of contact or partition from step 0 to .
The Green’s Function and its DCT are well behaved func-
tions everywhere in the workspace [15]. Hence, necessarily
terms and . No “high-frequency”
components are present in the function, making it an ideal
candidate for a highly accurate use of a gradient-based method.
In fact, in our experiments the method has shown a 1%
accuracy when the move occurred in the vicinity (less than five
steps away) of the position at step 0, while a 10% accuracy was
reached when the move was up to one-tenth of the chip size.
D. Template-Based Substrate Extraction
In Section II a technique was presented to speed-up the
extraction process and to simplify the schematic based on the
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Fig. 11. Block diagram of the template-based substrate extraction algorithm.
knowledge of contact loading. In this section we discuss a
method for further reduction of the extraction time of large
circuits that share a set of recurring contact patterns.
Fig. 11 illustrates the technique through a block diagram.
First, a set of templates with or more contacts, for which
an extracted schematic exists, is compared to the sample
layout. Among the available ones, a template is selected and
its precomputed coefficient of induction matrix
is used to compute , the matrix associated with the
actual circuit. Each progressive update matrix is computed
based on the displacement of each contact
nonoverlapping exactly with a corresponding contact in the
template, as shown in Fig. 10. Finally, the partial conductance
matrix is computed directly from using
(15)
(33)
Fig. 12(A) shows an example of physical layout being ex-
tracted. The template selected for this circuit is shown in
Fig. 12(B). The procedure of eliminating and aligning some
of the contacts of the template onto the actual circuit is shown
in Fig. 12(C). In order to derive bounds on the time complexity
of the procedure, consider the following cases. First, assume
the worst-case scenario, i.e., no contact exists which overlaps
exactly with a contact in the template. In this case, updates
are needed for complete substrate evaluation, the resulting
complexity is therefore . This case is equivalent to a
full inversion of matrix , hence no improvement is achieved
over the nonsimplified substrate extraction. Second, consider
the case in which the sample and the template are identical.
In this case no computation is needed, hence the extraction
complexity is zero. The second scenario, or one as near as
possible to it, is most desirable.
Since the complexity of computing an update of matrix
is independent of the transformation involved, an effective
criterion for selecting the template is one aimed at maximizing
, the number of contacts exactly overlapping a contact in
the actual circuit layout. Consequently, assuming that
contacts differ in location from corresponding contacts of a
template, the complexity of the procedure could be a fraction
of that needed to invert .
In real circuits, however, a large number of contacts rarely
overlaps to those on the template. To cope with this problem,
we propose a criterion based on performance sensitivities for
the template selection and the minimization of updates needed
for full extraction given predefined accuracy constraints. The
Fig. 12. Speed-up mechanism for the extraction of large substrates.
modified template-based substrate extraction algorithm is de-
scribed in Fig. 14. For simplicity but without loss of generality,
let us consider only one performance function . Assume
that the matrix of the sensitivities of with respect to
all partial conductances has been computed or estimated.
Moreover, assume that estimates exist for the maximum values
of all substrate conductances.4 Using a fraction of the specified
maximum degradation of as threshold, all conductances,
whose cumulative effect on performance is lower than the
threshold, are eliminated from the schematic. All nodes con-
nected to one or zero conductances are also eliminated as
illustrated in Fig. 13. The resulting substrate configuration
must be then compared with a set of templates and the
best template must be selected. This problem is solved using
optimization. A by-product of the selection procedure is the
set of all contacts that need be extracted in all details. The
displacements of the contacts in , relative to the selected tem-
plate, are identified, and updates needed for the computation of
are computed using the Sherman–Morrison formula.
Partial conductance matrix is finally derived directly
from using (33).
Hereafter, the template selection procedure is illustrated.
Let us consider matrix update representing the move of
contact from its location in the template to that of the actual
circuit. The coefficient of induction matrix associated
with the actual circuit is computed as
(34)
where is the set of all the contacts whose locations in the
template and in the actual circuit are nonidentical and hence
need to be extracted in full detail. Combining (34) and (33),
4Rough estimates of the maximum/minimum value of substrate conduc-
tances can be easily computed from a simple set-up of two contacts located
at chip edges or in close proximity.
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Fig. 13. Elimination of all noncritical conductances and contacts.
Fig. 14. Block diagram of the modified template-based substrate extraction
algorithm.
one obtains
(35)
where is the precomputed
partial conductance matrix of the template. Let us define the
error matrix, i.e., the update needed to translate
into , as
(36)
where is the error matrix due to the dis-
placement of contact in the actual circuit relative to the
template.5 Assume one could calculate a priori.
Using the sensitivity6 of performance with respect to matrix
, performance degradation due to the displacement of
contacts in the actual circuit relative to the template can be
calculated as
(37)
where is an unity vector such that . The
operator is defined as follows: .
Combining (36) and (37), one obtains
Let us define weighted extraction inaccuracy of an ex-
tracted schematic with respect to performance as the relative
amount by which varies if some or all parasitics are
5Assume all the other contacts are not displaced.
6The sensitivity ofK with respect to matrixY is anNcNc matrix, whose
terms in the ith row and jth column are given by the expression @K=@Yij .
inexactly estimated. The weighted extraction inaccuracy is
expressed as
(38)
where and are the errors due to inaccurate parasitic
and performance models, respectively, and is the nominal
performance value. Moreover, (38) reduces to
if . Suppose now that a constraint on the
weighted accuracy has been set
(39)
Then, (38) and (39) can be used as a criterion for selecting
the appropriate template Problem (40) is guaranteed to have
minimize
all templates (40)
subject to
a solution, since a template with at least contacts, all of
them not overlapping with the actual circuit’s contacts, exists
by construction. Hence, arbitrarily small values of can be
achieved by simply extending to include all the contacts
. Problem (40) is solved by exhaustively
calculating the minimum set needed for each template for
a given inaccuracy . The procedure of calculating
and has a time complexity of , while the overhead
of computing is generally not accounted for since the
evaluation is performed beforehand during circuit synthesis.
Hence, a circuit with contacts and a specification on
(39) can be extracted in time, where is
the number of template circuits and the size of set .
The final issue to be addressed is the efficient calculation
of estimate , which can be computed exactly from update
using mapping of (35). However, a more efficient
computation of can be obtained using the approximation of
(32). Consider all the contacts , assume that the locations
of in the template and in the actual circuit are close enough.
Then, a 2-D Taylor expansion for can be constructed as
(41)
where vector represents the displace-
ment needed to bring from the template location to the
location in the actual circuit. Term
is calculated using the Sherman–Morrison formula as in (32)
and is valid for small displacements of contact . Assume
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(a) (b)
Fig. 15. (a) Displacement of contacts i and j in a single landscape. (b)
Partitioning of substrate to minimize the number of different contaacts for
which rvc need be computed explicitly.
now that there exists a contact in the vicinity of which
is displaced by , where is also small. Assuming
that the surrounding objects’ relative distances from and
are similar, one can estimate the cumulative effects of the
displacement of the contacts as
(42)
where vectors and relate to the displacements
of and as shown in Fig. 15(a). Ideally, one would like
to be able to compute using (42) for each contact
. However, far contacts “see” a completely different
landscape, which causes term to change by moving within
the workspace. To improve the accuracy of (42), one could
partition the workspace in order to minimize the number of
contacts for which a new needs be computed. Fig. 15(b)
shows such a partitioning. Notice that only one contact per
partition, the pole, is used for the computation of .
The problem of minimizing the number of partitions of
Fig. 15(b) can be time-consuming, since it requires the estima-
tion of each contact displacement to select the best candidates
for the partitions and its poles. The complexity of this par-
titioning would nullify the efforts for an efficient substrate
extraction. In addition, the needed parasitic estimate accuracy
in (38) is not high. Hence, in our experiments a single
contact was used to estimate with an error of 50% or
less. Moreover, this error could be modeled as term in (38)
and hence accounted for while determining .
IV. APPLICATIONS
A. Scaling and Technology Migration
Let us consider the scaling or technology migration for a
given design (see Fig. 16). Redesign generally involves scaling
in - and -directions, while technology migration involves
a three-dimensional (3-D) scaling. Hereafter, we propose a
generalized technique that can be used for both 2-D and 3-D
scaling.
Consider first scaling in -coordinate. Using (22)–(25),and
the expressions in the Appendix, one can efficiently compute
matrix . Let us define a number of technology param-
eters for some design , which include
layer thicknesses or profile discretizations
in Fig. 3 and permittivity . Call the
vector whose elements are the terms.
(a)
(b)
Fig. 16. (a) Two-dimensional scaling in redisign. (b) Three-dimensional
scaling in technology migration.
Fig. 17. Scaling in x- and y-directions. Relocation of contacts and area
scaling.
Suppose now that conductance matrix has been cal-
culated for a set of parameters . In addition, assume that
an array of parameters , associated with a new design
, is also available. Define the vector
as the variation of technology parameters across
designs and . Conductance matrix , associated with
the new design, can be computed using a first-order Taylor
expansion as
(43)
provided that designs and are close enough, i.e.,
is small. Consider next scaling in
-direction. Assume that a contact in design is
located at a point , while a contact’s position
in design is . Furthermore, assume the contact’s
area is not significantly changed across designs. Suppose that
conductance matrix has been calculated for design
and that vectors and are given . Let
be the change in location for contact as illustrated
in Fig. 17. Using (32), one can approximate matrix as
follows:
(44)
Equations (43) and (44) can be combined so as to account for
3-D scaling realistically.
B. Technology Selection Based on Nondeterministic Data
In the above discussion, we have assumed that the values of
technology variations and geometric displacements
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are of a deterministic nature. Suppose on the contrary that we
are given the statistical behavior of all or some technology
parameters . Assume that the terms
are random variables with mean and variance , moreover
suppose that all are statistically independent.
Then, the mean and variance
of each entry of conductance matrix can be
computed as
(45)
where is the sensitivity of entry with
respect to related to the original design .
Our sensitivity-based method for the computation of mean
and variance of can also be used for the selection of
a technology which is most suitable for a certain circuit
and its associated performance specifications. Suppose, for
instance, that constraints on all critical substrate coupling
have been computed using the techniques presented
in [18]. Furthermore, assume that a number of technologies
is available and that all relevant parameters are
identified. Suppose, however, that for some or all technologies,
a number of parameters are not known precisely and only
rough estimates with uncertainty exist. Assume that estimate
and uncertainty can be modeled into each parameter in terms
of its mean and variance. Then, by computing the mean and
the variance of for a set of parameters , one can derive
the probability with which constraints will be met
(46)
provided that is Gaussian. Notice that is defined
here as the integral of a normal distribution from
minus infinity to . The problem of selecting a technology
most likely to satisfy all constraints is equivalent to maximiz-
ing over all critical constraints. Due to the efficiency of
our techniques for the calculation of means and variances, the
problem can be solved by exhaustively computing
for each technology .
C. Placement Problem
A substrate-aware placement methodology has been im-
plemented in a simulated annealing (SA)-based framework
with analog constraints, called PUPPY-A [20], [21]. The
annealing, fully characterized by search space, cost function,
move-set, and cooling schedule, is described in detail in
[17, ch. 4]. Improvements on the performance degradation
due to substrate-induced switching noise can be achieved
by placing noise injecting and noise sensitive modules at
a certain distance or by creating special structures, such
as low-resistivity guard-rings, around noise injectors [15].
Fig. 18. Modeling noise injectors in the placer.
The first provision is implemented in the placer using the
conventional SA move-set. The second issue is generally
solved by extending the search space, allowing the annealing
to choose from a number of alternative implementations for a
module, including one with a guard-ring implemented around
it. In this paper we restrict our attention to the first option,
where our Green’s Function-based substrate analysis method is
used for the evaluation of the substrate at each annealing step.
In order for a placer to be effective in preventing violations
to performance specifications, the following features must
be implemented in the tool. First, a model for each noise
injecting module must exist. The model should characterize the
waveform and the spatial location where the noise is injected
as precisely as possible (see Fig. 18). Second, a compact
model of substrate transport should be available and efficient
substrate current evaluation should be possible, independent
of the circuit configuration. Third, a model for substrate noise
absorption and its effect on performance should be defined.
For the purpose of physical assembly or schematic design,
switching noise is often modeled as a simple signal, generally
synchronized with the clock, if one is present. A number
of examples of this modeling style can be found in the
literature [6], [10], [22]. Alternatively, one can extract the
actual noise waveform associated with a given logic circuit
using event-driven simulation combined with a lookup table
for the precise representation of every injection current. The
method is explained in detail in [1]. In this paper we will use
the results of this work applied to our examples.
For each noise injecting module , a model is created
which accurately reproduces substrate-injected noise, taking
into account both impact ionization and capacitive coupling
through devices and interconnect lines. The model is
based on a bank of independent current noise generators with
a unified set of parameters, represented by vector . The
problem of evaluating the effects of substrate on performance
is approached in the following way.
1) Compute constraints for node of noise-sensitive mod-
ules.
2) Generate resistive network associated with substrate.
3) Quantify violations to constraints.
The sensitivity of a given performance is computed with
respect to the parameters related to each noise source
acting on every node in the analog modules being placed.
In step 1), a set of bounds is generated for a
subset of critical nodes using constrained optimization
techniques [23] and the specification on the maximum positive
and negative performance degradation . Subset is
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Fig. 19. Mapping substrate onto fully connected graph GS(V;E).
(a) (b)
(c)
Fig. 20. (a) Initial contact grid, (b) reshuffling of contacts at high tempera-
tures, and (c) resulting grid at lower temperatures.
generated from the cumulative impact of all parasitic noise
sources acting on each node as in [23].
In step 2) a given placement configuration is mapped
onto a fully connected graph , whose vertices
are the substrate contacts and edges are weighted by the
conductance or resistance between the corresponding
vertices and . Fig. 19 shows the mapping procedure. The
techniques for the evaluation of the edges have been described
in detail in Section II. The calculation of all violations in
step 3) to the given constraints is carried out by solving the
circuit underlying and evaluating the appropriate
parameters at each critical node.
At each stage of the annealing, only steps 2) and 3) need be
repeated, since step 1) is carried out only once for each chip.
The efficiency of a Green’s Function-based substrate simula-
tor, though high, is still insufficient for such computationally
intensive algorithms as SA, hence, appropriate heuristics must
be developed. In SA, at high annealing temperatures, con-
siderable reshuffling is allowed on the components of the
layout. Hence, the locations of switching noise generators and
receptors can be significantly modified. At lower temperatures,
on the contrary, modules move by lesser amounts in average.
Hence, the edges of change with lower frequency
and by a lesser amounts.
As an illustration, consider a regular 36-contact grid
shown in Fig. 20(a). The plot of Fig. 21 shows the average
variation of the resistive components of the substrate network
Fig. 21. Resistive network reacting to high-temperature and low-temperature
contact reshuffling.
when high-temperature [Fig. 20(b)] and low-temperature
[Fig. 20(c)] contact perturbations occur during the unfolding
of SA. On the other hand, only when changes in the edges
of reflect a significant change in any performance
measure , should the entire substrate network be evaluated
along with the estimate of performance degradation .
When a new temperature is reached, the full graph
is solved, i.e., all the edges in are evaluated
exactly, using the Sherman–Morrison update to obtain the
new matrix . After a new move and the associated
translation is selected by the annealing
algorithm, the sensitivity of the edges of can
be efficiently computed using the techniques outlined in
Section III-C. Suppose subset of all critical receptors has
been derived for the circuit; moreover, let be the subset
of all noise injecting nodes. Let be the conductance
matrix of all the nodes in and in and let be
its update. By (32), term is estimated as
(47)
where term is defined as in (32) for matrix . After
updating , the resistive network is solved and parameter
can be evaluated for all critical nodes . By comparing
with the bound , one can obtain the corresponding
violation. If a violation to specifications has occurred, then
a precise extraction step must be performed, and the precise
value for the violation is used to drive the cost of the annealing
in a manner similar to [20]. Otherwise, the contribution of
substrate noise to node in degrading performance is
considered negligible, and the cost function will not take it
into account. The cost relative to the remaining analog-specific
constraints, as well as area and wiring length, will, however, be
computed. The placement algorithm is proved to converge to
a global minimum under the same conditions of [24] and [25]
when it is modified to account for noise substrate transport
evaluation [17].
V. CASE STUDY
The circuit used in our experiments is a 140-MHz monitor
display controller (RAMDAC) including three D/A converters,
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Fig. 22. Heuristic for the combined use of Sherman–Morrisonn and gradi-
ent-based methods.
Fig. 23. PLL schematic.
TABLE I
PLL SPECIFICATIONS
a phase lock loop (PLL) frequency synthesizer, and digital
control logic. The circuit was integrated in a Mosis HP 1- m
CMOS technology. The substrate parameters used by SUBRES
are similar to Fig. 6(b) with a discretization matching the
exponential doping curve. The converters were generated using
dedicated silicon compilers [26]. The PLL needed particular
care due to its extremely high sensitivity to thermal noise and
spurious signals originated within the chip.
The PLL architecture, shown in Fig. 23, was derived from
[27]. Device sizing was performed using a modified version
of the supporting hyperplane algorithm and SPICE for circuit
evaluation [28]. The circuit consists of a digital section, i.e.,
three divide-by- modules and a phase-frequency detector
(PFD), and a number of analog components, i.e., an analog
low-pass filter (LPF) and a charge pump (CP). The interface
between analog and digital sections is represented by the
voltage-controlled oscillator (VCO), which generates a digital
output at a frequency proportional to the input voltage. Typical
frequencies of operation are shown in the various branches of
the circuit in Fig. 23.
The specifications for the PLL are summarized in Table I.
The jitter is defined as the ratio between the variation
from nominal of oscillation period and period . Due to
the time-variance of , it is generally measured in terms of
its peak-to-peak or RMS value.
A. Physical Design
The jitter performance of the PLL is entirely dependent on
the jitter produced by the VCO. Using this fact, a sensitivity-
Fig. 24. Interconnect parasitics and substrate noise receptors.
TABLE II
CONSTRAINTS OBTAINED FROM PARCAR
Note: only about 10% of all the parasitics need be
constrained. The remaining 90% cannot be higher
than the upper-bound ensured by the technology.
based model of the PLL could be constructed relating the PLL
jitter performance to the level of the noise voltage peak-to-
peak present at some 85 critical locations in the VCO. All
critical substrate noise receptors were identified in the delay
elements and in the two bias circuits using SPICE simulations
accounting for both impact ionization and capacitive coupling.
Interconnect parasitics and IR drops were also identified (see
Fig. 24). Sensitivities with respect to all parasitics (RC for
interconnect and for substrate receptors) were computed.
Then, constraint generator PARCAR [23], [19] was used to
derive a minimal set of constraints on the maximum admissible
noise voltage in each one of the receptors and on the maximum
R/C values for the interconnect parasitics in the VCO. The
CPU time needed for the sensitivity analysis and constraint
calculation was in total 2545 s, the results are shown in
Table II. Interconnect parasitic constraints were exploited by
a constraint-based module generator VCOGEN to synthesize
the VCO. TIMBERWOLFSC-4.1 was used for the internal
divider. The module generation step required a total of 163 s
on a DEC AlphaServer 2100 5/250.
The next step was the placement of the component blocks
of the PLL and of the other circuits in the RAMDAC. The
placement was carried out using PUPPY-A. In the circuit there
exist three major switching noise injectors, corresponding to
the dividers. In order to accurately verify if the constraints
on the maximum admissible noise voltage were violated, an
accurate model was constructed of the injectors using the
tool SUBWAVE [1]. SUBWAVE generates simplified substrate
noise models, accounting for currents injected via capacitive
coupling and impact ionization from active device areas and
supply lines. For the capacitive coupling models used in
SUBWAVE, we refer to [15] and [1].
Assuming that the substrate shows a purely resistive be-
havior, the calculation of the peak-to-peak voltage at each
node of the surface can be carried out by performing a
simple dc analysis on the positive and negative peak values
of the current of the injector. The placement was performed
using the heuristics summarized in Fig. 22. The constraints
186 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 18, NO. 2, FEBRUARY 1999
(a) (b)
(c)
Fig. 25. Estimated switching noise signal amplitude resulting from cumula-
tive divider injection during SA. The signal was normalized with respect to
the lowest constraint over the entire 1000  1000 m chip. Violations at (a)
high, (b) medium, and (c) low temperature.
Fig. 26. Error in substrate injection estimation using (a) combined heuris-
tic and (b) gradient-based method only. All substrate violations using (c)
combined heuristic and (d) no substrate control.
on the maximum admissible noise voltage at each node of
the VCO were used in the cost function of the annealing
in a manner identical to [20]. Fig. 25 shows the estimated
values of switching noise voltage at each location in the
chip at different temperatures during the annealing. Fig. 25(c)
shows the substrate noise distribution at the end of the SA
run. As expected, the algorithm successfully minimized the
noise present in the substrate underlaying the PLL (compare
layout in Fig. 27). The plot of Fig. 26 shows the impact of
estimation algorithms on the relative error in substrate noise
measured at the receptors during the annealing. All relative
errors are obtained by comparison with an exact method, i.e.,
the Sherman–Morrison update. Curves (a) through (c) and
(d) show how the constraint violation is driven toward zero
depending on whether or not the proposed substrate injection
control is used. Fig. 27 shows the final placement performed
using PUPPY-A. As expected, divider was placed at a large
distance from the sensitive components of the PLL, namely
Fig. 27. Placed PLL within the RAMDAC.
TABLE III
PLACEMENT STATISTICS OBTAINED ON A DEC ALPHASERVER 2100 5/250
TABLE IV
NOISE INJECTOR AND RECEPTOR STATISTICS IN THE COMPONENTS OF THE PLL
the CP, VCO, and LPF. On the contrary, the sensitivity of
these components with respect to the switching noise produced
by divider is small, hence it could be placed accordingly.
For divider , the placer had to perform a tradeoff between
the strength of the switching noise received by it and the
parasitics introduced when large interconnect capacitances are
introduced. Using the same performance model employed in
the constraint derivation, along with noise estimation tech-
niques outlined in Section II, the jitter performance predicted
in the PLL is summarized in Table III.
B. Trend Analysis and Technology Scaling
All the potential sources of switching noise in the PLL are
localized in the dividers, while the receptors are in the VCO,
CP, and LPF. Injection occurs by impact ionization through
the active areas of NMOS devices (in an N-well processes)
and by capacitive coupling through junctions and interconnect.
Receptors are in the active areas of sensitive devices and
supply lines. Table IV lists the main sources and receptors
of noise in the various components of the design.
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(a) (b)
(c)
Fig. 28. R13 sensitivity with respect to (a) epitaxial doping levels, (b) contact depth, and (c) epitaxial depths.
Suppose one is interested in finding the change of jitter
performance if a new lightly doped substrate is to be used
instead of the low-resistivity substrate for which the circuit was
designed. In this case performance is the expression .
Since sensitivity is known, expression
remains to be calculated. Note that in this case is a par-
ticular doping level associated with the layer of interest. The
plot in Fig. 28(a) shows the values of the sensitivities of entry
at various nominal doping levels .
Substrate impedance was chosen as an illustration due to
the high sensitivity of jitter with respect to it. The impedance
is in fact responsible for approximately 20% of the noise
generated in divider and picked up by the VCO.
Consider now the dependence of impedance as a
function of another technology-specific parameter, namely the
contact layer depth . See plot in Fig. 28(b). Lines
in Fig. 28(b) represent the sensitivities of at several values
of as computed using the formulae in the Appendix. Let us
now consider the effects of changes in the doping profiles
in Fig. 2. Assume that the number of layers stays constant
but the epitaxy expands toward the ground-plane while the
underlaying layer shrinks. The plot in Fig. 28(c) shows the
sensitivities of as a dependence of the thickness
of the epitaxial layer. Table V reports all CPU times for the
sensitivities computed in the experiments and the estimated
trend of jitter performance degradation calculated using (20).
C. Accelerated Extraction and Technology Selection
Table VI lists the values of matrix using full and
sensitivity-based extraction for two configurations. All CPU
TABLE V
CPU TIMES ON A DEC ALPHASERVER 2100 5/250 FOR THE TREND ANALYSIS FOR
THE PROPOSED EXPERIMENTS ON THE PLL WITH 311 NOISE SOURCES/RECEPTORS.
THE CPU TIMES INCLUDE DCT, PARAMETER, AND SENSITIVITY COMPUTATION.
FOR THE CALCULATION OF 311 CONTACTS, THE INVERSION MATRIX P
WAS PERFORMED IN 1525.0 S. THE SIZE OF P WAS 1244  1244
TABLE VI
SUBSTRATE EXTRACTION IN PRESENCE OF VARYING
TECHNOLOGY PARAMETERS USING METHOD I (FULL EXTRACTION)
AND METHOD II (SENSITIVITY-BASED EXTRACTION)
configuration of Fig. 13
uniform 10  10 contact grid
industrial mixed-signal circuit
times are referred to a DEC AlphaServer 2100 5/250 and
relate to all computations except for the Green’s Function,
which is performed once for a given substrate structure. The
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TABLE VII
MEAN AND VARIANCE OF THE ENTRIES OF MATRIX R AS A FUNCTION OF DEPTH
VARIANCE. ALL VALUES ARE REFERRED TO A MEAN DEPTH OF 1 m. THE
EXECUTION TIMES ARE REPORTED FOR A UNIFORM 10  10 CONTACT GRID
configuration of Fig. 13
uniform 10  10 contact grid
TABLE VIII
SELECTION OF MOST SUITABLE TECHNOLOGY BASED ON THE PROBABILITY OF
SATISFYING ALL CONSTRAINTS ON SUBSTRATE COUPLING RESISTANCES
error is reported for all configurations. Note that a large circuit
with 2500 contacts could not be handled unless an extraction
acceleration scheme was used.
Consider now Fig. 13 and a uniform 10 10 contact
grid. Table VII lists the mean and variance of the entries of
matrix as a function of depth variance , assuming
m. The execution times for the extraction of the
mean and variance of are also reported. For the example of
Fig. 13, suppose that all six substrate resistances and
were critical and that constraints on each resistance were set as
listed in Table VIII. Clearly, technology is more likely to
meet the above specifications and hence it should be selected
as best candidate.
VI. CONCLUSION
Novel techniques for the acceleration of substrate noise
analysis in an optimization loop are described. A boundary
element method is used to characterize the substrate. Mu-
tual and ground resistances are efficiently computed using a
Green’s Function for multilayered substrate via the discrete
cosine transform. Efficient sensitivity analysis of substrate
performance with respect to geometric features and technology
parameters is used to accurately assess effects and trends due
to design modifications. We have shown the usefulness of the
techniques in a number of optimization problems, specifically
targeted toward technology migration, selection, and scaling.
In particular, the approach has been demonstrated through a
medium-sized mixed-signal IC on which a complete analysis
of the impact of substrate was performed before fabrication.
APPENDIX
SENSITIVITY DERIVATIONS
The term is computed as
(48)
The terms and are computed recursively as follows:
(49)
where the recursion begins with the values and .
The term is computed as follows:
(50)
The terms and for or are computed
recursively as follows:
(51)
where , and .
Assume , then all and will not depend on
when , hence
Consider first the case in which . Equation (51) becomes
(52)
where and are already known, while
and .
Second, consider the case in which . Equation
(51) becomes
(53)
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For and are computed as
(54)
recursively, where and are obtained
directly from (53). The recursion (54) ends when
and are found.
Next, assume , the layer thickness. Using a similar
reasoning as before, consider first the case in which .
Equation (51) becomes
(55)
where and are already known, while
and .
Second, consider again the case in which
and are computed as
(56)
recursively, where and are obtained
directly from (55). The recursion (56) ends when
and are obtained.
Consider now the sensitivity of the term with respect
to parameter . is defined in (12) and (50); after full
expansion of its terms, it becomes
Hence, assuming is either a doping level, which results in
different , or a layer thickness , the sensitivity of with
respect to is computed as
(57)
where the terms and are
computed from (54) and (56). Similarly, using (54), (56), and,
slightly modified, (57), expressions can be easily derived for
or .
Finally, consider the sensitivity of term with respect to
contact depth . Expressions for term in presence of zero
depth are shown in (12). Formulae for nonzero depth can be
found in [17]. Assume that all contacts have identical depth ,
then sensitivity is computed as follows:
(58)
where the term is computed as
(59)
where is defined in Section II. Due to the linearity of the
DCT, it is possible to compute the sensitivity of the coefficient
of potential by simply calculating and by performing the
DCT on it. Several DCT’s related to a variety of different
depth can be stored and used for the efficient calculation of
the effects of technology on a particular circuit.
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